

## AMENDMENTS TO THE CLAIMS

Please amend the claims as reflected in the following claim listing:

1.     **(Currently Amended)** A single transistor ferroelectric memory cell, comprising:
  - a semiconductor substrate having defined thereon:
    - a first conductive region of a first conductive type;
    - a source of a second conductive type defined in said first conductive region, said source sized and configured to comprise ~~a portion~~ the source of the ferroelectric memory cell and the source of an adjacent ferroelectric memory cell; and
    - a drain also of a second conductive type defined in said first conductive region, said drain being spaced apart from said source such that a channel region comprising a portion of said first conductive region is defined between said source and said drain, said drain also being spaced apart from sources and drains of adjacent ferroelectric memory cells, wherein said drain is not shared with adjacent ferroelectric memory cells;
    - a gate oxide layer disposed on said semiconductor substrate to cover the entirety of said drain, channel region, and source;
    - a ferroelectric gate unit positioned on said gate oxide layer such that the ferroelectric gate unit overlies a relatively greater portion of the drain than the source, the ferroelectric gate unit comprising:
      - a bottom electrode in electrical communication with said drain;
      - a top electrode;

a ferroelectric layer disposed between said bottom and said top electrode;  
and  
a sealing layer disposed on each side of said ferroelectric gate unit; and  
an upper conductive layer disposed on said ferroelectric gate unit and a portion of  
said gate oxide layer such that said upper conductive layer and said top electrode of said  
ferroelectric gate unit are in electrical communication.

2.     **(Original)**     A single transistor ferroelectric memory cell as defined in claim 1,  
wherein said upper conductive layer comprises polysilicon doped to a conductive state.

3.     **(Original)**     A single transistor ferroelectric memory cell as defined in claim 1,  
further comprising a plurality of shallow isolation trenches defined in the semiconductor  
substrate.

4.     **(Original)**     A single transistor ferroelectric memory cell as defined in claim 1,  
further comprising a lower polysilicon layer disposed between said gate oxide layer and said  
bottom electrode, the lower polysilicon layer doped to a conductive state and having a thickness  
a thickness of from about 500 to 700 Å.

5.     **(Original)**     A single transistor ferroelectric memory cell as defined in claim 1,  
wherein said first conductive region of a first conductive type includes ions implanted therein,  
said ions taken from the group consisting of B and BF<sub>2</sub>.

6. **(Original)** A single transistor ferroelectric memory cell as defined in claim 1, wherein said source and drain regions of a second conductive type include ions implanted therein, said ions taken from the group consisting of P and As.

7. **(Original)** A single transistor ferroelectric memory cell as defined in claim 1, wherein said bottom and top electrode are composed of material taken from the group consisting of Pt, Ir, IrO<sub>2</sub>, Ru, and RuO, said bottom and top electrode each having a thickness of about 500 to 1,500 Å.

8. **(Original)** A single transistor ferroelectric memory cell as defined in claim 1, wherein said ferroelectric layer is comprised of material taken from the group consisting of Pb(Zr, Ti)O<sub>3</sub>, SrBiTa<sub>2</sub>O<sub>9</sub>, Pb<sub>5</sub>Ge<sub>3</sub>O<sub>11</sub>, and BaTiO<sub>3</sub>, said ferroelectric layer having a thickness of about 800 to 2,000 Å.

9. **(Original)** A single transistor ferroelectric memory cell as defined in claim 1, wherein said sealing layer comprises material taken from the group consisting of Si<sub>3</sub>N<sub>4</sub> and Al<sub>2</sub>O<sub>3</sub>.

10. **(Original)** A single transistor ferroelectric memory cell as defined in claim 1, wherein the spacing between said source region and said drain region is approximately .18 to .35 μm.

11. **(Withdrawn)** A method for forming a single transistor ferroelectric memory cell, the method comprising the steps of:

providing a semiconductor substrate;

implanting ions in said semiconductor substrate to form a first conductive region of a first conductive type;

implanting ions in said first conductive region to form a source region of a second conductive type and a drain region also of a second conductive type, said source region being spaced apart from said drain region such that a channel portion of said first conductive region resides between said source region and said drain region, said source region also disposed such that it comprises a portion of the present ferroelectric memory cell and a portion of an adjacent ferroelectric memory cell;

disposing on said channel region, drain region, and at least a portion of said source region a gate oxide layer;

disposing on said gate oxide layer a ferroelectric gate unit such that said drain region, said channel region, and at least a portion of said source region are covered thereby, the ferroelectric gate unit comprising:

a bottom electrode, said bottom electrode sized and configured to be in electrical communication with said drain region, the drain region also comprising the bit line for the memory cell;

a ferroelectric layer; and

a top electrode;

coating said ferroelectric gate unit and at least a portion of said source region with an upper polysilicon layer such that said top electrode of said ferroelectric gate unit is in electrical communication with said upper polysilicon layer; and

doping said upper polysilicon layer to a conductive state.

12. **(Withdrawn)** A method for forming a single transistor ferroelectric memory cell as defined in claim 11, further comprising the step of

forming on the structure resulting from the previous step a source electrode, a drain electrode and an upper polysilicon layer electrode.

13. **(Withdrawn)** A method for forming a single transistor ferroelectric memory cell as defined in claim 12, further comprising the step of:

forming a lower polysilicon layer over said gate oxide layer and beneath said ferroelectric gate unit, the lower polysilicon layer having a thickness of from about 500 to 700 Å;

14. **(Withdrawn)** A method for forming a single transistor ferroelectric memory cell as defined in claim 13, further comprising the step of:

doping said lower polysilicon layer to a conductive state.

15. **(Withdrawn)** A method for forming a single transistor ferroelectric memory cell as defined in claim 14, further comprising the step of:

isolating the ferroelectric memory cell by defining shallow trenches in the semiconductor substrate.

16. **(Withdrawn)** A method for forming a single transistor ferroelectric memory cell as defined in claim 15, further comprising the step of:

depositing a sealing layer on each side of said ferroelectric gate unit, said sealing layer comprising material taken from the group consisting of  $\text{Si}_3\text{N}_4$  and  $\text{Al}_2\text{O}_3$ .

17. **(Withdrawn)** A method for forming a single transistor ferroelectric memory cell as defined in claim 16, wherein the gate oxide layer comprises  $\text{SiO}_2$ .

18. **(Withdrawn)** A method for forming a single transistor ferroelectric memory cell as defined in claim 17, wherein the implanting ions in said semiconductor substrate to form a first conductive region step includes implanting a dopant for taken from the group consisting of B or  $\text{BF}_2$ .

19. **(Withdrawn)** A method for forming a single transistor ferroelectric memory cell as defined in claim 18, wherein the implanting ions in said first conductive region step includes implanting a dopant for source and drain regions of second conductive type taken from the group consisting of P and As.

20. **(Withdrawn)** A method for forming a single transistor ferroelectric memory cell as defined in claim 19, wherein said bottom and top electrode are composed of material taken from the group consisting of Pt, Ir, IrO<sub>2</sub>, Ru, and RuO, said bottom and top electrode each having a thickness of about 500 to 1,500 Å.

21. **(Withdrawn)** A method for forming a single transistor ferroelectric memory cell as defined in claim 20, wherein said ferroelectric layer is comprised of material taken from the group consisting of Pb(Zr, Ti)O<sub>3</sub>, SrBiTa<sub>2</sub>O<sub>9</sub>, Pb<sub>5</sub>Ge<sub>3</sub>O<sub>11</sub>, and BaTiO<sub>3</sub>, said ferroelectric layer having a thickness of about 800 to 2,000 Å.

22. (Currently Amended) A ferroelectric memory cell comprising:
- a semiconductor substrate having:
    - a single source that serves as the source for both the ferroelectric memory cell and an adjacent ferroelectric memory cell;
    - a drain that is spaced apart from the source and from drains and sources of adjacent ferroelectric memory cells, wherein the drain is not shared with the adjacent ferroelectric memory cell[[s]]; and
    - a channel defined between the source and the drain;
    - a gate oxide substantially covering the drain, source, and channel;
    - a ferroelectric gate unit comprising a top electrode, a layer of ferroelectric material, and a bottom electrode, the ferroelectric gate unit being positioned on the gate oxide, wherein the ferroelectric gate unit substantially overlies the entirety of the drain, and wherein the ferroelectric gate unit overlies only a portion of the source; and
    - means for controlling the polarization of said layer of ferroelectric material.



23. **(Original)** A ferroelectric memory cell as defined in claim 22, wherein the means for controlling the polarization of said layer of ferroelectric material comprises an electrical connection between said drain and said bottom electrode of said ferroelectric gate unit.

24. **(Previously Presented)** A ferroelectric memory cell as defined in claim 23, wherein the means for controlling the polarization of said layer of ferroelectric material further comprises an upper polysilicon layer deposited on top of said ferroelectric gate unit such that electrical communication is established between said top electrode and said upper polysilicon layer.

25. **(Original)** A ferroelectric memory cell as defined in claim 22, further comprising a lower polysilicon layer deposited between the ferroelectric gate unit and the gate oxide.

26. **(Withdrawn)** A method for programming a ferroelectric memory cell having a ferroelectric gate unit comprising a top electrode, a ferroelectric layer, and a bottom electrode, the memory cell also having a semiconductor substrate comprising a source region and drain region of a first conductive type, the source region configured to comprise a portion of the present ferroelectric memory cell and an adjacent ferroelectric memory cell, and a channel between said source region and drain region of a second conductive type, a gate oxide layer being disposed between said semiconductor substrate and said ferroelectric gate unit, and a conductive top layer disposed on said ferroelectric gate unit and at least a portion of said source region, the method comprising the steps of:

applying a positive voltage to the drain region, thereby charging the bottom electrode of the ferroelectric gate unit; and

grounding the conductive top layer, thereby grounding the top electrode of the ferroelectric gate unit and polarizing the ferroelectric layer of the ferroelectric gate unit to a programmed polarization.

27. **(Withdrawn)** A method for programming a ferroelectric memory cell as defined in claim 26, wherein the positive voltage applied to the drain region is in the range of about 3 to 8 V.

28. **(Withdrawn)** A method for erasing a ferroelectric memory cell having a ferroelectric gate unit comprising a top electrode, a ferroelectric layer, and a bottom electrode, the memory cell also having a semiconductor substrate comprising a source region and drain region of a first conductive type, the source region configured to comprise a portion of the present ferroelectric memory cell and an adjacent ferroelectric memory cell, and a channel between said source region and drain region of a second conductive type, a gate oxide layer being disposed between said semiconductor substrate and said ferroelectric gate unit, and a conductive top layer disposed on said ferroelectric gate unit and at least a portion of said source region, the method comprising the steps of:

applying a positive voltage to the conductive top layer, thereby charging the top electrode of the ferroelectric gate unit; and

grounding the drain region such that the ferroelectric layer of the ferroelectric gate unit is polarized to an erased polarization.

29. **(Withdrawn)** A method for programming a ferroelectric memory cell as defined in claim 28, wherein the positive voltage applied to the conductive layer is in the range of about 3 to 8 V.

30. **(Withdrawn)** A method for reading a ferroelectric memory cell having a ferroelectric gate unit comprising a top electrode, a ferroelectric layer, and a bottom electrode, the memory cell also having a semiconductor substrate comprising a source region and drain region of a first conductive type, the source region configured to comprise a portion of the present ferroelectric memory cell and an adjacent ferroelectric memory cell, and a channel between said source region and drain region of a second conductive type, a gate oxide layer being disposed between said semiconductor substrate and said ferroelectric gate unit, and a conductive top layer disposed on said ferroelectric gate unit and at least a portion of said source region, the method comprising the steps of:

- applying a positive voltage to the conductive top layer;
- applying a positive voltage to the drain region;
- grounding the source region; and
- providing sensing circuitry electrically connected to the ferroelectric memory cell to enable reading of the resulting level of current passing through the channel region.

31. **(Withdrawn)** A method for programming a ferroelectric memory cell as defined in claim 30, wherein the positive voltage applied to the conductive top layer and the drain region is in the range of about 3 to 8 V.

32. **(Previously Presented)** A single transistor ferroelectric memory cell as defined in claim 1, wherein the ferroelectric gate unit is positioned such that asymmetric source and drain regions are defined.

33. **(Currently Amended)** A ferroelectric memory cell, comprising:

a semiconductor substrate having:

a source that serves both as the source for the ferroelectric memory cell and the source for an adjacent memory cell;

a drain in a spaced apart configuration with respect to the source and drains and sources of adjacent ferroelectric memory cells, wherein the drain is not included as a component of ~~an~~the adjacent ferroelectric memory cell; and

a channel;

a gate oxide substantially covering the drain, source, and channel;

a ferroelectric gate unit positioned on said gate oxide layer, the ferroelectric gate unit asymmetrically overlying the drain with respect to the source, the ferroelectric gate unit comprising:

a bottom electrode in electrical communication with said drain;

a top electrode;

a ferroelectric layer disposed between said bottom and said top electrode;

and

a sealing layer disposed on each side of said ferroelectric gate unit; and

an upper conductive layer disposed on said ferroelectric gate unit and a portion of said gate oxide layer such that said upper conductive layer and said top electrode of said ferroelectric gate unit are in electrical communication.

34. **(Previously Presented)** A ferroelectric memory cell as defined in claim 33, wherein the ferroelectric gate unit is positioned such that it overlies the entirety of the drain.

35. (New) A ferroelectric memory cell array, comprising:

first and second ferroelectric memory cells that are positioned adjacent one another on a semiconductor substrate, the first ferroelectric memory cell including:

a source defined in the semiconductor substrate that is configured for use as the source for both the first and second ferroelectric memory cells;

a first drain defined in the semiconductor substrate in a spaced apart configuration with respect to both a second drain of the second ferroelectric memory cell and the source, wherein the first drain is not included as a component of the second ferroelectric memory cell;

a channel defined in the semiconductor substrate;

a gate oxide substantially covering the first drain, source, and channel;

a ferroelectric gate unit positioned on said gate oxide layer, the ferroelectric gate unit asymmetrically overlying the first drain with respect to the source, the ferroelectric gate unit comprising:

a bottom electrode in electrical communication with the first drain;

a top electrode;

a ferroelectric layer disposed between said bottom and said top electrode; and

a sealing layer disposed on each side of said ferroelectric gate unit;

and

an upper conductive layer disposed on said ferroelectric gate unit and a portion of said gate oxide layer such that said upper conductive layer and said top electrode of said ferroelectric gate unit are in electrical communication.

36. (New) The ferroelectric memory cell array as defined in claim 35, wherein the second ferroelectric memory cell includes the source and the second drain, the second drain being in a spaced apart configuration with respect to the first drain and the source, and wherein the second drain is not included as a component of the first ferroelectric memory cell.